.
INTRODUCTION
The principal procedure now being followed in the design of semi conductor integrated circuits is to achieve as closely as possible a oneto-one correspondence of regions in a semiconductor block with elements in a lumped prototype circuit. It is therefore desirable to have a means of obtaining prototype circuits which are in some sense optimum for inte grated realization. This requires a knowledge of all possible circuits realizing the prescribed circuit function.
A recent paper shows that the dc configurations of all possible bistable circuits may be systematically generated.
The present paper describes a systematic technique by which monostable and bistable cir cuits with the counting property may be generated from given dc-bistable configurations.
Essential to the synthesis of bistable and monostable circuits is Vg in Fig. 1(a) . or in parallel with the dc source I in Fig. 1(b) . However, these load resistances are not essential to bistable operation. "
In order to obtain bistability, it is necessary to use two Class I active devices in the configuration of Fig 
II. SIMPLIFIED I-V CHARACTERISTICS ♦
The synthesis procedures developed in this paper require know ledge of the dc I-V characteristics of bistable circuits at all node pairs which may be created by "soldering iron" or "pliers" type entries to a bistable configuration. In the discussion that follows, I-V character istics are defined for the complete configuration, dc sources included.
This convention is adopted in order that a uniform procedure for finding the I-V characteristics will be valid at all node pairs. The nature of the I-V characteristics at a node pair in a basic configuration is the same as that at the corresponding location in any circuit derived from the con figuration.
A simplified form of the complete I-V characteristics, useful in switching circuit synthesis, may be developed directly from the essential Following a similar line of argument, it may be determined that the characteristic for a pliers entry in a branch leading to any of the three terminals of either active device is Type B.
Later it will be seen that in the synthesis of monostable" and counting bistable circuits it is essential to have available a Type B characteristic at a soldering iron entry. Such may be obtained by in serting a resistance R in a pliers entry, as shown for example in a Fig. 3(b) . There are limits on the magnitude of R ; these must be determined in the final design of a practical circuit.
-5-III.
MONOSTABLE CIRCUIT SYNTHESIS
A monostable circuit has one dc stable state. An electrical input exceeding a certain threshold and of proper polarity (hence forth called the trigger) causes a monostable circuit to switch regeneratively to a distinct quasi-stable state. The circuit remains in the quasi-stable state for a time substantially independent of the character istics of the trigger, because the energy required to maintain the quasistable state originates within the circuit. A portion of the return from the quasi-stable state to the stable state must also be regenerative.
Regenerative switching implies that every nondegenerate node-pair of the complete circuit displays a negative conductance in its I-V charac teristics, bounded by two positive conductance regions.
A general method for creating a monostable circuit from a bi stable circuit will nowbe described. The final practical circuit is shown in Fig. 6(a) . To stabilize the performance of the circuit against the effects of the temperature depen dent leakage current of the gate-channel junction of the unipolar transis tor, a resistor R is connected between nodes D and B. Monostable x operation of this circuit has been observed experimentally; the output waveform is shown in Fig. 6(b) . The circuit may be triggered at node A, as shown, or at other locations.
IV. BISTABLE CIRCUITS WITH THE COUNTING PROPERTY
A bistable circuit has the counting property if a monopolarity trigger pulse train applied at one port causes the circuit to alternate between its two stable states. Counting bistable circuits may be divided into three classes. The first class makes use of energy stored in properly located "memory" elements in order to obtain the counting property. A second class of counting circuit relies upon delays in gates or other elements to properly route trigger pulses. Generally more elements are required to obtain a counting circuit with this technique than with the first. These two classes of counting circuits are of interest for semiconductor integrated realization. The discus sion in this section centers on the memory circuits. It can be shown that the delay-routed circuits may be regarded as a special case of the memory circuits.
A third class comprises all counting circuits which require a resonant combination of capacitors and inductors, as well as resistors 6 7 and active elements. These circuits are analyzed in the literature; ' they are of little interest for integrated circuitry because of the dif ficulty of obtaining inductance in semiconductor integrated form.
The possible locations for energy storage in a monostable circuit are directly related to the energy storage locations in a bistable circuit if it is to have the counting property. In this section, memory and triggering criteria for basic configurations will be determined, and a systematic procedure is developed which will produce a counting bi stable circuit from a basic bistable configuration. The conclusions drawn concerning memory in a basic configuration hold true for all circuits derived from it by device and configuration conversions, because these conversions do not change the Type of the simplified I-V characteristics at any given node pair.
Memory and triggering criteria are first established for the basic configuration of Fig. 1(b) which is reproduced here as Fig. 7 
(a).
This configuration is chosen for discussion because of the many prac tical bistable circuits which are derived from it, e.g. , the EcclesJordan, Schmitt, and some new circuits.
The simplified I-V characteristics obtained by examination of a dc configuration are meaningful only for dc or very slowly changing conditions. However, it can be seen from the simplified characteris tics of Fig. 2 pairs as shown for instance in Fig. 7 The most familiar form of alternate node routing is diode routing, as when two diodes are used to route trigger pulses to collectors or bases of a conventional cross-coupled Eccles-Jordan flip-flop. A necessary condition for alternate node routing is that a change of state causes a polarity reversal between two floating nodes.
-12- As an example of the synthesis, a new bistable counting circuit is now described. The basic configuration used is shown in Fig. 7(a) .
Converting controlled-R model number 2 at its input and replacing the models with appropriate physical devices, we obtain the bistable cir cuit of Fig. 9(a) . This circuit has stable states with both devices ON and both OFF. A Type B node pair is created through the addition of resistor R ; establishing suitable element values and adding a memory a 10 capacitor C , we obtain the circuit of Fig. 9(b) . This circuit was a used for experimental studies.
The trigger input is applied with a soldering-iron entry at the emitter of the bipolar transistor. This is equivalent to midpoint trig gering of the basic configuration. With a negative current trigger, the 
